Array Multiplier Using Xnor- Xor Cell
نویسندگان
چکیده
The multipliers are the key structure for designing high performance digital systems. Design considerations of multiplier include high speed, less power consumption, less PDP (power-delay product) and regularity of layout. These design parameters make it suitable for various compact low power VLSI implementations. This paper presents an application of the proposed XNOR-XOR cell for a 2x2 array multiplier and its performance has been analyzed and compared in terms of power consumption and PDP with varying input voltage, temperature and frequency as compared to the existing XNOR-XOR cell based 2x2 array multiplier. All pre-layout and postlayout simulations have been performed at 45nm technology on Tanner EDA tool version 12.6.
منابع مشابه
Design of a low power and high performance digital multiplier using a novel 8T adder
Low power VLSI circuits have become important criteria for designing the energy efficient electronic designs for high performance and portable devices .The multipliers are the main key structure for designing an energy efficient processor where a multiplier design decides the digital signal processors efficiency.Multiplier is the most commonly used circuit in the digital devices. Multiplication...
متن کاملComparative Study of Approximate Multipliers
Approximate multipliers are widely being advocated for energy-efficient computing in applications that exhibit an inherent tolerance to inaccuracy. However, the inclusion of accuracy as a key design parameter, besides the performance, area and power, makes the identification of the most suitable approximate multiplier quite challenging. In this paper, we identify three major decision making fac...
متن کاملA Novel high-speed transistorized 8x8 Multiplier using 4-2 Compressors
In this paper, a novel implementation of 8x8 Multiplier using 4-2 Compressors is presented; which produces quick results, especially for use in Digital Signal Processors and in Microprocessors. This multiplier uses a new partial-product reduction format which consecutively reduces the maximum output delay. The new design of multiplier requires less number of MOSFET’s compared to Wallace Tree Mu...
متن کاملDesign and Implementation of 8x8 Multiplier using 4-2 Compressor and 5-2 Compressor
Received Apr 24, 2016 Revised Aug 3, 2016 Accepted Aug 18, 2016 In this paper, a 8x8 multiplier is realized by using 4-2 and 5-2 compressors. Low-power high speed 4-2 compressors and 5-2 compressors are extensively utilized for numerical realizations. Both the compressors circuits that is the 4-2 compressor circuit and 5-2 compressor circuit internally consist of the logic gates i.e. the XOR an...
متن کاملDesign of high speed and low power 5:3 compressor architectures using novel two transistor XOR gates
The paper proposes architectures of 5:3 compressor designs for low power multiplication purposes. The architecture explores the essence of two transistor multiplexer design and novel two transistor XOR gates for the proposed topology with least number of transistors for logic level implementation. The modified and proposed compressor designs reduce the stage delays, transistor count, PDP (power...
متن کامل